Pausible clocking-based heterogeneous systems

نویسندگان

  • Kenneth Y. Yun
  • Ayoob E. Dooply
چکیده

This paper describes a novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous and asynchronous modules operating independently. In this scheme, communication between every pair of modules is done through an asynchronous FIFO channel; communication between a module and the FIFO is done using a request/acknowledge handshaking. Synchronization of handshake signals to the local module clock is done in an unconventional way [1], [2], [3], [4] — the local clock built out of a ring oscillator is paused or stretched, if necessary, to ensure that the handshake signal satisfies setup and hold time constraints with respect to the local clock. In order to validate this scheme, we implemented a test chip in 0.5μm CMOS. This chip is designed as a ring, composed of two synchronous modules, an asynchronous module, and two asynchronous FIFO’s. Each module functions as a receiver to one module and a sender to another module. Test results show that the chip functions reliably up to 456MHz. Keywords— Globally asynchronous locally synchronous, Stretchable clock, Synchronization, Heterogeneous systems

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Pausible Clocking: A First Step Toward Heterogeneous Systems

This paper describes a novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous modules operating independently. In this scheme, communication between every pair of modules is done through an asynchronous FIFO channel; communication between a module and the FIFO is done using a request/acknowledge handshaking. Synchronization of handsh...

متن کامل

GALS design methodology based on pausible clocking

VII Zusammenfassung VIII Selbstständigkeitserklärung IX Chapter 1: Introduction 1

متن کامل

Asynchronous Locally Synchronous Wrapper Circuits

This paper focuses on prototyping pausible and gated In this paper, after presenting an overview on the pausible clock based GALS systems on commercial FPGAs. Pausible clock clock based and gated clock based GALS systems in sections II based GLAS systems use an on-chip clock generator to generate and III, the implementation of GALS on commercial FPGA pausible clock pulses whereas gated clock ba...

متن کامل

GALS design of ECC against side-channel attacks - A comparative study

Elliptic Curve Cryptography (ECC) represents the state-of-the-art of public-key cryptography. It is very computation intensive and hardware consuming for ASIC implementation. In this work, an ECC processor based on the Globally Asynchronous Locally Synchronous (GALS) design is presented. Attention has been paid on the resistances of GALS design against side-channel attacks (SCAs). The pausible ...

متن کامل

Numerical investigation of clocking in a two-stage gas turbine

Flow in the first two-stage of V 94.2 gas turbine is simulated numerically. In this turbine, the second stator is clocked relative to the first stator to different positions. Steady-state analysis was carried out by varying the circumferential relative position of the consecutive stator vanes to study the effects of the clocking on turbine performance. A density based compressible inviscid ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 7  شماره 

صفحات  -

تاریخ انتشار 1999